NXP Semiconductors /LPC43xx /GIMA /CAP1_3_IN

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CAP1_3_IN

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (NOT_INVERTED)INV 0 (NO_EDGE_DETECTION)EDGE 0 (DISABLE__SYNCHRONIZ)SYNCH 0 (DISABLE_SINGLE_PULSE)PULSE 0 (CTOUT_3_OR_T0_MAT3)SELECT0RESERVED

SYNCH=DISABLE__SYNCHRONIZ, INV=NOT_INVERTED, EDGE=NO_EDGE_DETECTION, SELECT=CTOUT_3_OR_T0_MAT3, PULSE=DISABLE_SINGLE_PULSE

Description

Timer 1 CAP1_3 capture input multiplexer (GIMA output 7)

Fields

INV

Invert input

0 (NOT_INVERTED): Not inverted.

1 (INPUT_INVERTED): Input inverted.

EDGE

Enable rising edge detection

0 (NO_EDGE_DETECTION): No edge detection.

1 (RISING_EDGE_DETECTIO): Rising edge detection enabled.

SYNCH

Enable synchronization

0 (DISABLE__SYNCHRONIZ): Disable synchronization.

1 (ENABLE__SYNCHRONIZA): Enable synchronization.

PULSE

Enable single pulse generation.

0 (DISABLE_SINGLE_PULSE): Disable single pulse generation.

1 (ENABLE_SINGLE_PULSE): Enable single pulse generation.

SELECT

Select input. Values 0x3 to 0xF are reserved.

0 (CTOUT_3_OR_T0_MAT3): CTOUT_3 or T0_MAT3

1 (T1_CAP3): T1_CAP3

2 (T0_MAT3): T0_MAT3

RESERVED

Reserved

Links

()